Attorney Docket No.: 42P15039D PATENT

## UNITED STATES PATENT APPLICATION

for

# SILICON-ON-INSULATOR DEVICES AND METHODS FOR FABRICATING THE SAME

Inventor: Kramadhati V. Ravi

Prepared by:
Glen B. Choi, Patent Attorney
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
12400 Wilshire Boulevard
Seventh Floor
Los Angeles, CA 90025-1030
(408) 720-8300

Express Mail" mailing label number: <u>EV409356798US</u>
ate of Deposit: April 13, 2004
hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee
as been addressed Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandri
A 22313-1450
Anne Collette
Typed or printed name of person mailing paper or fee)
anne Collette
Signature of person mailing paper or fee)
4/13/2004
Date signed)

# SILICON-ON-INSULATOR DEVICES AND METHODS FOR FABRICATING THE SAME

#### RELATED APPLICATIONS

[0001] This application is a divisional of U.S. Patent Application Serial No. 10/314,015, filed on December 5, 2002.

#### **FIELD**

[0002] The subject matter disclosed herein generally relates to techniques to manufacture semiconductor devices.

#### **DESCRIPTION OF RELATED ART**

[0003] Silicon-on-insulator ("SOI") technology is an emerging technique for fabricating high-speed Metal-Oxide-Semiconductor (MOS) and Complementary Metal Oxide Semiconductor (CMOS) circuits in very large scale integrated (VLSI) circuits. An SOI wafer may have a thin single crystal layer of semiconductor material (e.g., silicon) formed on an insulator (e.g., a buried oxide film) that reduces capacitive coupling between the layer of semiconductor material and an underlying substrate material.

One process to manufacture an SOI wafer is the Separation by Implantation of Oxygen (SIMOX) process. FIG. 1 depicts an example SIMOX fabrication process. The SIMOX process utilizes oxygen (O) ion implantation and annealing to form a buried oxide layer 104. The thickness of the silicon layer 102 may be controlled by controlling the depth that oxygen ions are implanted and hence the depth that the buried oxide 104 is formed. The

42P15039D -2-

buried oxide 104 may be formed over a substrate 106. This process has not been demonstrated for very thin films of silicon. Lack of uniformity of silicon layer thickness, silicon layer defects, and process control may limit the thicknesses of silicon layer 102 that can be achieved.

[0005] Another approach to manufacture an SOI wafer may use a layer transfer process. For example, FIG. 2 depicts an example layer transfer process. A layer transfer process may involve implanting hydrogen (H) ions into a silicon wafer 202 to form hydrogen implant layer 205; bonding surface 203 of the silicon wafer 202 to an oxidized surface of a silicon wafer 204; and separating a portion of the top silicon layer at the hydrogen implant layer 205 to leave behind a thin layer of silicon (such thin layer of silicon is shown as silicon layer 210). The process forms an SOI wafer having a thin silicon layer 210 separated from substrate 214 by oxide 212. Reducing a thickness of silicon layer 210 involves a high degree of control over the hydrogen implantation process. Further, hydrogen implantation creates micro voids within silicon. The micro voids may protrude from silicon layer 210 in an undesired manner.

[0006] Another approach to manufacture SOI wafers may involve oxidizing the top layer of silicon film (for example layer 102 of the structure 100 of FIG. 1 may correspond to a top layer of silicon film) and removing the oxidized layer so that a desired thickness of silicon film remains. This process however may also have limitations on silicon film layer thickness as the film thickness approaches the 5 to 10 nm range because of the difficulty of process control and maintaining uniformity of silicon film layer thickness across the wafer surface. Oxidation may also create defects within the silicon film layer.

42P15039D -3-

## BRIEF DESCRIPTION OF THE DRAWINGS

[0007] FIG. 1 depicts an example SIMOX fabrication process.

[0008] FIG. 2 depicts an example layer transfer process.

[0009] FIG. 3 depicts a suitable fabrication system that can be used to construct SOI wafers, in accordance with an embodiment of the present invention.

[0010] FIG. 4 depicts an example SOI wafer.

[0011] FIG. 5 depicts one possible process that may be used to construct an SOI wafer, in accordance with an embodiment of the present invention.

[0012] FIG. 6 depicts an example execution of a process of FIG. 5, in accordance with an embodiment of the present invention.

[0013] Note that use of the same reference numbers in different figures indicates the same or like elements.

42P15039D -4-

#### **DETAILED DESCRIPTION**

In accordance with an embodiment of the present invention, FIG. 3 depicts one possible implementation of a fabrication system 300 that can be used to construct SOI wafers such as an SOI wafer 330 of FIG. 4. As depicted in FIG. 4, SOI wafer 330 may include a silicon layer 410 formed over an oxide layer 420. Oxide layer 420 may be formed over substrate 430. Fabrication system 300 may utilize etch tool 310 and depth measurer 320 to adjust a thickness of the silicon layer 410 of SOI wafer 330. A control system 305 may be used to coordinate the actions of etch tool 310 and depth measurer 320. For example, control system 305 may control the amount the etch tool 310 and depth measurer 320 move across the surface of silicon layer 410 as well as the amount of silicon that etch tool 310 removes from silicon layer 410. For example, control system 305 may be implemented as any of or a combination of: hardwired logic, software stored by a memory device and executed by a microprocessor, firmware, an application specific integrated circuit (ASIC), and/or a field programmable gate array (FPGA).

[0015] Depth measurer 320 may measure a thickness of a silicon layer 410 of SOI wafer 330. One implementation of depth measurer 320 may use light to measure the thickness of silicon layer 410 of SOI wafer 330. For example, one implementation of depth measurer 320 may be a spectroscopic elipsometry device or other metrology device.

[0016] One implementation of etch tool 310 may include a plasma generator that uses silicon etching and carrier gases to remove silicon from silicon layer 410 of SOI wafer 330. Suitable silicon etching gases include HF<sub>6</sub>, C<sub>2</sub>F<sub>2</sub>, or CF<sub>4</sub>. A suitable carrier gas includes argon.

42P15039D -5-

In one implementation, the etch tool 310 and the depth measurer 320 may be stepped across the SOI wafer 330 to respectively locally measure the thickness of silicon layer 410 and selectively etch portions of silicon layer 410. In one implementation, based on the silicon layer 410 thickness information from the depth measurer 320, etch tool 310 may be activated to remove a programmed thickness of silicon layer 410.

[0018] In accordance with an embodiment of the present invention, FIG. 5 depicts one possible process that may be used to adjust a thickness of a portion of silicon layer of an SOI wafer. Action 510 includes measuring a local thickness of silicon layer 410. For example, depth measurer 320 may measure a thickness of silicon layer 410 in a region where etch tool 310 may remove silicon from the surface of silicon layer 410.

[0019] Action 520 includes communicating the thickness of the selected region of . silicon layer 410 to control system 305. For example, depth measurer 320 may communicate the thickness of silicon layer 410 determined in action 510 to control system 305.

Action 530 includes removing a portion of the surface of silicon layer 410 to a specified depth for the selected region identified in action 510. For example, based upon the thickness of the selected region of silicon layer 410 communicated in action 520 and a programmed intended total thickness of the selected region of silicon layer 410, the control system 305 may determine what thickness of silicon layer 410 that etch tool 310 should remove. In some implementations, a user can provide a topographical map to control system 305 having data of desired thicknesses for different regions of silicon layer 410. For example, the topographical map can divide the surface of silicon layer 410 into multiple regions, where each region is the maximum area from which the etch tool 310 can remove

42P15039D -6-

silicon. Based upon the thickness data and specific region, the control system 305 may program the etch tool 310 to remove a certain thickness from silicon layer 410.

[0021] Action 540 includes moving depth measurer 320 to an adjacent region of the surface of silicon layer 410. Action 510 follows action 540.

[0022] FIG. 6 depicts an example execution of the process 500. This example includes scenarios 601 to 603. In scenario 601, the depth measurer 320 may examine a thickness of a region 610 of silicon layer 410 and communicate the thickness of region 610 to control system 305. Scenario 601 may result from actions 510 and 520. In scenario 602, control system 305 programs etch tool 310 to remove a programmed thickness of silicon layer 410 from the selected region 610. Scenario 602 may result from action 530. Scenario 603 may depict an execution of actions 510 to 540 for a next adjacent region 620 of silicon layer 410.

[0023] The drawings and the forgoing description gave examples of the present invention. The scope of the present invention, however, is by no means limited by these specific examples. Numerous variations, whether explicitly given in the specification or not, such as differences in structure, dimension, and use of material, are possible. The scope of the invention is at least as broad as given by the following claims.

42P15039D -7-